| Feature |
|
 |
Internal Double-data-rate architecture with
2 accesses per clock cycle |
|
 |
Single 2.5V+/-0.2V power supply. |
|
 |
2.5V SSTL-2 compatible I/O |
| |
 |
Burst length of 2,4,8 & Full page |
| |
 |
2,2.5,3 clock read latency |
| |
 |
Bi-directional, intermittent data
strobe (DQS) |
|
 |
All inputs except data and DM are sampled
at the positive edge of the system clock |
|
 |
Data Mask (DM) for write data |
|
 |
Sequential & Interleaved Burst type
available |
|
 |
Auto precharge option for each burst
accesses |
|
 |
DQS edge-aligned with data for read cycles |
|
 |
DQS center-aligned with data for write
cycles |
|
 |
DLL aligns DQ & DQS transitions with CLK
transition |
|
 |
Auto refresh and self refresh |
|
 |
8,192 refresh cycles / 64ms |