| Feature |
|
 |
Internal Double-data-rate architecture with
2 accesses per clock cycle |
|
 |
1.8V+/-0.1V VDD/VDDQ |
| |
 |
1.8V LV-COMS compatible I/O |
| |
 |
Burst length(B/L) of 2, 4, 8, 16 |
| |
 |
3 clock read latency |
|
 |
Bi-directional, intermittent data strobe(DQS) |
|
 |
All inputs except data and DM are sampled
at the positive edge of the system clock |
| |
 |
Sequestial & interleaved burst type
available |
|
 |
Auto Precharge option for each burst-accesses |
|
 |
DQS edge-aligned with data for Read cycles |
|
 |
DQS center-aligned with data for Write cycles |
|
 |
No DLL; CK to DQS is not synchronized |
|
 |
Deep power down mode |
|
 |
Partial Array Self-Refresh (PASR) |
|
 |
Auto Temperature Compensated Self-Refresh
(TCSR) by built-in temperature sensor |
| |
 |
Auto refresh and self refresh |
|
 |
8,192 refresh cycles /64ms |