Home-> DRAM -> EM484M3244VTC  
 

DRAM products

EOREX™ DRAM products includes

Mobile SDRAM

MOBILE DDR SDRAM

SDRAM

DDR SDRAM

DDR-II SDRAM

EOL

PCN
 
 

The EM484M3244VTC is Synchronous Dynamic Random Access Memory (SDRAM) organized as 1Meg words x 4 banks by 32 bits. All inputs and
outputs are synchronized with the positive edge of the clock.
The 128Mb SDRAM uses synchronized pipelined architecture to achieve high speed data transfer rates and is designed to operate at 3.3V low power memory system. It also provides auto refresh with power saving / down mode. All inputs and outputs voltage levels are compatible with LVTTL.
Available in package: TSOPII 86P.Available packages:TSOPII 86P 400mil.


 
Feature
Fully synchronous to positive clock edge
Single 3.3V +/- 0.3V power supply
LVTTL compatible with multiplexed address
Programmable Burst Length (B/L) - 1,2,4,8 or full page
Programmable CAS Latency (C/L) - 2 or 3
Data Mask ( DQM ) for Read/Write masking
Programmable wrap sequential - Sequential (B/L = 1/2/4/8/full page )
  - Interleave (B/L = 1/2/4/8 )
Burst read with single-bit write operation
All inputs are sampled at the rising edge of the system clock
Auto refresh and self refresh
4,096 refresh cycles / 64ms (15.625us/row)
DataSheet
Timing
 
 
 
Copyright 2008 Eorex Corporation. Terms and conditions