The EM488M3244LBA is Synchronous
Dynamic Random Access Memory ( SDRAM )
organized as 2Meg words x 4 banks x 32 bits. All inputs and
outputs are synchronized with
the positive edge of the clock . The 256Mb SDRAM uses
synchronized pipelined architecture to achieve high speed data
transfer rates and is designed to operate at 1.8V low power
memory system. It also provides auto refresh with power saving
/ down mode. All inputs and
outputs voltage levels are compatible with LVCMOS.
Available packages:TFBGA-90B(13mmx8mm)
Feature
Fully synchronous to positive clock edge
Single 1.8V±0.1V power supply
LVCMOS compatible with multiplexed address
Programmable Burst Length (B/L) - 1,2,4,8
or full page
Programmable CAS Latency (C/L) - 2 or 3
Data Mask (DQM) for Read / Write masking
Programmable wrap sequence
- Sequential (B/L = 1/2/4/8/full page
)
- Interleave (B/L = 1/2/4/8 )
Burst read with single-bit write operation
All inputs are sampled at the
rissing edge of the system clock.