| Feature |
|
 |
Fully Synchronous to Positive
Clock Edge |
|
 |
Single 2.7V ~ 3.6V Power
Supply |
|
 |
LVTTL Compatible with
Multiplexed Address |
|
 |
Programmable Burst Length
(B/L) - 1, 2, 4, 8 or Full Page |
|
 |
Programmable CAS Latency (C/L) - 2 or 3 |
|
 |
Data Mask (DQM) for Read / Write masking |
|
 |
| Programmable wrap sequence |
- Sequential (B/L = 1/2/4/8/full page
) |
| |
- Interleave (B/L = 1/2/4/8 ) |
|
|
 |
Burst read with single-bit write operation |
|
 |
All Inputs are Sampled at the
Rising Edge of the System Clock |
|
 |
Auto Refresh and Self Refresh |
|
 |
4,096 Refresh Cycles / 64ms
(15.625us) |
|
|
|
|
|
|