

**16Gb (64M×8Bank×32) Double DATA RATE 3 Stack SDRAM****Features**

- JEDEC Standard VDD/VDDQ = 1.5V±0.075V.
- All inputs and outputs are compatible with SSTL\_15 interface.
- Fully differential clock inputs (CK, /CK) operation.
- Eight Banks
- Posted CAS by programmable additive latency
- Bust length: 4 with Burst Chop (BC) and 8.
- CAS Write Latency (CWL): 5,6,7,8
- CAS Latency (CL): 6,7,8,9,10,11
- Write Latency (WL) = Read Latency (RL) -1.
- Bi-directional Differential Data Strobe (DQS).
- Data inputs on DQS centers when write.
- Data outputs on DQS, /DQS edges when read.
- On chip DLL align DQ, DQS and /DQS transition with CK transition.
- DM mask write data-in at the both rising and falling edges of the data strobe.
- Sequential & Interleaved Burst type available both for 8 & 4 with BC.
- Multi Purpose Register (MPR) for pre-defined pattern read out
- On Die Termination (ODT) options: Synchronous ODT, Dynamic ODT, and Asynchronous ODT
- Auto Refresh and Self Refresh
- 8,192 Refresh Cycles / 64ms
- Refresh Interval: 7.8us  $T_{case}$  between 0°C ~ 85°C
- Refresh Interval: 3.9us  $T_{case}$  between 85°C ~ 95°C
- RoHS Compliance
- Driver Strength: RZQ/7, RZQ/6 (RZQ=240Ω)
- High Temperature Self-Refresh rate enable
- ZQ calibration for DQ drive and ODT
- RESET pin for initialization and reset function

**Description**


The EM47FM3288SBA is a high speed stack multi-chip package integrated 4Gbits x4 DDR3 SDRAM and fabricated with ultra high performance CMOS process containing 16G bits which organized as 64Mbits x 8 banks by 32 bits. This synchronous device achieves high speed double-data-rate transfer rates of up to 1600 Mb/sec/pin (DDR3-1600) for general applications. The chip is designed to comply with the following key DDR3 SDRAM features: (1) posted CAS with additive latency, (2) write latency = read latency -1, (3) On Die Termination (4) programmable driver strength data, (5) seamless BL4 access. All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point of differential clocks (CK rising and /CK falling). All I/Os are synchronized with a pair of bidirectional differential data strobes (DQS and /DQS) in a source synchronous fashion. The address bus is used to convey row, column and bank address information in a /RAS and /CAS multiplexing style. The 16Gb DDR3 devices operates with a single power supply: 1.5V ± 0.075V VDD and VDDQ. Available package with RoHS compliance: FBGA-136Ball (14 x 12 x 1.4 mm<sup>3</sup>)

## Ordering Information

Part No	Organization	Max. Freq	Package	Grade
EM47FM3288SBA-150	512M X 32	DDR3-1333H (9-9-9)	FBGA-152B	Commercial
EM47FM3288SBA-125	512M X 32	DDR3-1600K (11-11-11)	FBGA-152B	Commercial

Note: Speed (  $t_{CK}^*$  ) is in order of CL- $t_{RCD}$ - $t_{RP}$

## Parts Naming Rule



\* EOREX reserves the right to change products or specification without notice.

**Ball Assignment: Top View**

1	2	3	4	5	6		7	8	9	10	11	12
VDD	VSS	VSSQ	DQ1			A			DQ9	VSSQ	VSS	VDD
VDDQ	DQ0	VSSQ	DQ3			B			DQ11	VSSQ	DQ8	VDDQ
VDDQ	DQ2	VSSQ	DM0			C			DM1	VSSQ	DQ10	VDDQ
VSSQ	VDDQ	DQS0	/DQS0			D			/DQS1	DQS1	VDDQ	VSSQ
VSSQ	DQ4	VDDQ	DQ5		VSS	E	VSS		DQ13	VDDQ	DQ12	VSSQ
VSS	DQ6	VDDQ	DQ7		VSS	F	VSS		DQ15	VDDQ	DQ14	VSS
VDD	ZQ2	CAS	RAS		VSS	G	VSS		CK	CK	CKE	VDD
RESET	BA2	ODT	CS		VSS	H	VSS		A10	A14	A15	ZQ3
VREFDQ	VSS	ZQ0	WE			J			A1	ZQ1	VSS	VREFCA
BA0	A9	A2	A0		VSS	K	VSS		A4	A6	A12/BC	BA1
VDD	A7	A5	A3		VSS	L	VSS		A8	A11	A13	VDD
VSS	DQ24	VDDQ	DQ25		VSS	M	VSS		DQ17	VDDQ	DQ16	VSS
VSSQ	DQ26	VDDQ	DQ27		VSS	N	VSS		DQ19	VDDQ	DQ18	VSSQ
VSSQ	VDDQ	DQS3	/DQS3			P			/DQS2	DQS2	VDDQ	VSSQ
VDDQ	DQ28	VSSQ	DM3			R			DM2	VSSQ	DQ20	VDDQ
VDDQ	DQ30	VSSQ	DQ29			T			DQ21	VSSQ	DQ22	VDDQ
VDD	VSS	VSSQ	DQ31			U			DQ23	VSSQ	VSS	VDD

152 Ball FBGA

**Ball Description (Simplified)**

Pin	Name	Function
G9,G10	CK, $\overline{\text{CK}}$	<b>(System Clock)</b> CK and $\overline{\text{CK}}$ are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of $\overline{\text{CK}}$ . Output (read) data is referenced to the crossings of CK and $\overline{\text{CK}}$ (both directions of crossing).
H4	$\overline{\text{CS}}$	<b>(Chip Select)</b> All commands are masked when $\overline{\text{CS}}$ is registered HIGH. $\overline{\text{CS}}$ provides for external Rank selection on systems with multiple Ranks. $\overline{\text{CS}}$ is considered part of the command code.
G11	CKE	<b>(Clock Enable)</b> CKE high activates and CKE low deactivates internal clock signals and device input buffers and output drivers. Taking CKE low provides precharge power-down and self- refresh operation (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After VREFCA has become stable during the power on and initialization sequence, it must be maintained during all operations (including self-refresh). CKE must be maintained high throughout read and write accesses. Input buffers, excluding CK, $\overline{\text{CK}}$ , ODT and CKE are disabled during power-down. Input buffers, excluding CKE, are disabled during self -refresh.
K4,J9,K3,L4, K9,L3,K10,L2, L9,K2,H9,L10, K11,L11,H10, H11	A0~A9,A10/AP, $\overline{\text{A11}}$ ,A12( $\overline{\text{BC}}$ ), A13, A14, A15	<b>(Address)</b> Provided the row address (RA0 – RA15) for active commands and the column address (CA0-CA9) and auto precharge bit for read/write commands to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). The address inputs also provide the op-code during Mode Register Set commands. A12 is sampled during read and write commands to determine if burst chop (on-the-fly) will be performed. (HIGH: no burst chop, LOW: burst chopped). See command truth table for details.
K1,K12,H2	BA0, BA1,BA2	<b>(Bank Address)</b> BA0 – BA2 define to which bank an active, read, write or precharge command is being applied. Bank address also determines if the mode register is to be accessed during a MRS cycle.
H3	ODT	<b>(On Die Termination)</b> ODT (registered HIGH) enables termination resistance internal to the DDR3 SDRAM. When enabled, ODT is applied to each DQ, $\overline{\text{DQS}}$ , DQS, DMU and DML signal. The ODT pin will be ignored if the Mode Register <b>MR1</b> is programmed to disable ODT.

**Ball Description (Continued)**

D3,D10,P10,P3 D4,D9,P9,P4	DQS0~3, /DQS0~3	<b>(Data Strobe)</b> Output with read data, input with write data. Edge aligned with read data, centered with write data. The data strobes DQS are paired with differential signals /DQS, respectively, to provide differential pair signaling to the system during both reads and writes. DDR3 SDRAM supports differential data strobe only and does not support single-ended.
G4,G3,J4	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$	<b>(Command Inputs)</b> $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ & $\overline{\text{WE}}$ (along with $\overline{\text{CS}}$ ) define the command being entered.
C4,C9,R9,R4	DM0 ~MD3	<b>(Input Data Mask)</b> DM is input mask signal for write data. Input data is masked when DM are sampled HIGH coincident with that input data during a write access. DM is sampled on both edges of DQS.
B2,A4,C2,B4,E2,E4,F2,F4,B11,A9,C11,B9,E11,E9,F11,F9,M11,M9,N11,N9,R11,T9,T11,U9,M2,M4,N2,N4,R2,T4,T2,U4	DQ0~31	<b>(Data Input/Output)</b> Data inputs and outputs are on the same pin.
A1,G1,L1,U1,A12,G12,L12,U12,/F1,M1,A2,J2,U2,A11,J11,U11,F12,M12	VDD/VSS	<b>(Power Supply/Ground)</b> VDD and VSS are power supply for internal circuits.
B1,C1,R1,T1,D2,P2,E3,F3,M3,N3,E10,F10,M10,N10,D11,P11,B12,C12,R12,T12/D1,E1,N1,P1,A3,B3,C3,R3,T3,U3,A10,B10,C10,R10,T10,U10,D12,E12,N12,P12	VDDQ/ VSSQ	<b>(DQ Power Supply/DQ Ground)</b> VDDQ and VSSQ are power supply for the output buffers.
J3	ZQ	<b>(ZQ Calibration)</b> Reference pin for ZQ calibration
H1	$\overline{\text{RESET}}$	<b>(Active Low Asynchronous Reset)</b> Reset is active when $\overline{\text{RESET}}$ is LOW, and inactive when $\overline{\text{RESET}}$ is HIGH. $\overline{\text{RESET}}$ must be HIGH during normal operation. $\overline{\text{RESET}}$ is a CMOS rail to rail signal with DC high and low at 80% and 20% of VDD, i.e. 1.20V for DC high and 0.30V for DC low.
J1	VREFDQ	<b>(Reference Voltage)</b> Reference voltage for DQ
J12	VREFCA	<b>(Reference Voltage)</b> Reference voltage for CA
J10, G2, H12	NC	<b>(No Connection)</b> No internal electrical connection is present.

Note: Input pins only BA0-BA2, A0-A13,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{CS}}$ , CKE, ODT and  $\overline{\text{RESET}}$  do not supply termination.

**Absolute Maximum Rating**

Symbol	Item	Rating	Units
V <sub>IN</sub> , V <sub>OUT</sub>	Input, Output Voltage	-0.4 ~ +1.975	V
V <sub>DD</sub>	Power Supply Voltage	-0.4 ~ +1.975	V
V <sub>DDQ</sub>	Power Supply Voltage	-0.4 ~ +1.975	V
T <sub>OP</sub>	Operating Temperature Range	Commercial 0 ~ +70	°C
T <sub>STG</sub>	Storage Temperature Range	-55 ~ +100	°C
V <sub>REFCA</sub>	Reference Voltage for Control	-0.4 ~ 0.6*V <sub>DD</sub>	V
V <sub>REFDQ</sub>	Reference Voltage for DQ	-0.4 ~ 0.6*V <sub>DDQ</sub>	V

**Note:** Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification.

**Recommended DC Operating Conditions**

Symbol	Parameter	Min.	Typ.	Max.	Units
V <sub>DD</sub>	Power Supply Voltage	1.425	1.5	1.575	V
V <sub>DDQ</sub>	Power Supply for I/O Voltage	1.425	1.5	1.575	V

**Single-Ended AC and DC Input Levels for Command and Address**

Symbol	Parameter	Min.	Max.	Units
V <sub>IHCA</sub> (DC100)	DC input logic high	VREF+0.100	VDD	V
V <sub>ILCA</sub> (DC100)	DC input logic low	VSS	VREF-0.100	V
V <sub>IHCA</sub> (AC175)	AC input logic high	VREF+0.175	-	V
V <sub>ILCA</sub> (AC175)	AC input logic low	-	VREF-0.175	V
V <sub>IHCA</sub> (AC150)	AC input logic high	VREF+0.150	-	V
V <sub>ILCA</sub> (AC150)	AC input logic low	-	VREF-0.150	V
V <sub>REFCA</sub> (DC)	Reference voltage for ADD, CMD	0.49*VDD	0.51*VDD	V

**Single-Ended AC and DC Input Levels for DQ and DM**

Symbol	Parameter	Min.	Max.	Units
V <sub>IHDQ</sub> (DC100)	DC input logic high	VREF+0.100	VDD	V
V <sub>ILDQ</sub> (DC100)	DC input logic low	VSS	VREF-0.100	V
V <sub>IHDQ</sub> (AC175)	AC input logic high	VREF+0.150	-	V
V <sub>ILDQ</sub> (AC175)	AC input logic low	-	VREF-0.150	V
V <sub>IHDQ</sub> (AC150)	AC input logic high	VREF+0.150	-	V
V <sub>ILDQ</sub> (AC150)	AC input logic low	-	VREF-0.150	V
V <sub>REFDQ</sub> (DC)	Reference voltage for DQ, DM	0.49*VDD	0.51*VDD	V

**Note1.** For input pins except /RESET: VREF= V<sub>REFCA</sub> (DC) or VREF= V<sub>REFDQ</sub> (DC).

**Note2.** The AC peak noise on VREF may not allow VREF to deviate from V<sub>REFCA</sub> (DC) or VREF= V<sub>REFDQ</sub> (DC) by more than ±1% VDD (for reference: approx. ±15mV).

**Note3.** For reference voltage = VDD/2 ±15mV.

**Pin Capacitance**

Symbol	Parameters	Pins	Min.	Max.	Unit	Notes
CCK	Input pin capacitance, CK, /CK	CK, /CK	0.8	1.4	pF	1,3
CDCK	Delta input pin capacitance, CK, /CK		0	0.15	pF	1,2
CIN_CTRL	Input pin capacitance, control pins	/CS,CKE,ODT	0.75	1.3	pF	1
CDIN_CTRL	Delta input pin capacitance, control pins		-0.4	0.2	pF	1,4
CIN_ADD_CMD	Input pin capacitance, address and command pins	/RAS,/CAS,/WE, Address	0.75	1.3	pF	1
CDIN_ADD_CMD	Delta input pin capacitance, address and command pins		-0.4	0.4	pF	1,5
CIO	Input/output pins capacitance	DQ,DQSU,/DQSU DQSL,/DQSL, DMU, DML	1.5	2.5	pF	1,6
CDIO	Delta input/output pins capacitance		-0.5	0.3	pF	1,7,8
CDDQS	Delta input/output pins capacitance	DQS, /DQS	0	0.15	pF	1,10
CZQ	Input/output pin capacitance, ZQ	ZQ	-	3	pF	1,9

**Notes1.** VDD, VDDQ, VSS, VSSQ applied and all other pins (except the pin under test) floating.

VDD = VDDQ = 1.5V, VBIAS=VDD/2.

**Notes2.** Absolute value of CCK(CK-pin) - CCK(/CK-pin).

**Notes3.** CCK (min.) will be equal to CIN (min.)

**Notes4.**  $CDIN\_CTRL = CIN\_CTRL - 0.5 \cdot (CCK(CK-pin) + CCK(/CK-pin))$

**Notes5.**  $CDIN\_ADD\_CMD = CIN\_ADD\_CMD - 0.5 \cdot (CCK(CK-pin) + CCK(/CK-pin))$

**Notes6.** Although the DMU and DML pins have different functions, the loading matches DQ and DQS.

**Notes7.** DQ should be in high impedance state.


**Notes8.**  $CDIO = CIO(DQ, DM) - 0.5 \cdot (CIO(DQS-pin) + CIO(/DQS-pin))$ .

**Notes9.** Maximum external load capacitance on ZQ pin is 5pF.

**Notes10.** Absolute value of CIO(DQS) - CIO(/DQS).

## AC and DC Logic Input Levels for Differential Signals

### Differential signals definition



Definition of differential ac-swing and "time above ac level" tDVAC

### Differential AC and DC Input Levels

Symbol	Parameter	Min.	Max.	Units	Note
$V_{IHdiff}$	Differential input high	+0.2	See <b>Note3</b>	V	1
$V_{ILdiff}$	Differential input low	See <b>Note3</b>	-0.2	V	1
$V_{IHdiff} (AC)$	AC Differential input high	$2x(V_{IH}(AC)-V_{REF})$	See <b>Note3</b>	V	2
$V_{ILdiff} (AC)$	AC Differential input low	See <b>Note3</b>	$2x(V_{IL}(AC)-V_{REF})$	V	2

**Note1.** It is used to define a differential signal slew-rate.

**Note2.** For CK - /CK use  $V_{IH}/V_{IL}(AC)$  of address/command and  $V_{REFCA}$ ; for strobes (DQS,  $\overline{DQS}$ ) use  $V_{IH}/V_{IL}(AC)$  of DQs and  $V_{REFDQ}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.

**Note3.** These values are not defined, however they single-ended signals CK, /CK, DQS, /DQS need to be within the respective limits ( $V_{IH}(DC)$  max,  $V_{IL}(DC)$  min) for single-ended signals.



**Differential swing requirements for clock (CK - /CK) and strobe (DQS - /DQS)**  
**- Allowed time before ringback (tDVAC) for CK - /CK and DQS - /DQS**

Slew Rate [V/ns]	tDVAC [ps] @  VIH/Ldiff(ac)  = 350mV		tDVAC [ps] @  VIH/Ldiff(ac)  = 300mV	
-	Min	Max	Min	Max
>4.0	75	-	175	-
4.0	57	-	170	-
3.0	50	-	167	-
2.0	38	-	163	-
1.8	34	-	162	-
1.6	29	-	161	-
1.4	22	-	159	-
1.2	13	-	155	-
1.0	0	-	150	-
<1.0	0	-	150	-

**Single-ended requirements for differential signals**


Each individual component of a differential signal (CK, DQS, /CK, /DQS) has also to comply with certain requirements for single-ended signals.

CK and /CK have to approximately reach VSEHmin / VSELmax (approximately equal to the ac-levels (VIH(AC) / VIL(AC) ) for Address/Command signals) in every half-cycle.

DQS, /DQS have to reach VSEHmin / VSELmax [approximately the ac-levels (VIH(AC) / VIL(AC) ) for DQ signals] in every half-cycle preceding and following a valid transition.

Note that the applicable AC-levels for Address/Command and DQ's might be different per speed-bin etc. E.g., if

$V_{IHCA}(AC150)/V_{ILCA}(AC150)$  is used for Address/Command signals, then these AC-levels apply also for the single-ended components of differential CK and /CK.



### Single-ended requirement for differential signals

Note that while Address/command and DQ signal requirements are with respect to VREF, the single-ended components of differential signals have a requirement with respect to VDD/2; this is nominally the same.

The transition of single-ended signals through the AC-levels is used to measure setup time. For singleended components of differential signals the requirement to reach VSEL max, VSEH min has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

### Single-ended levels for CK, DQS, /CK, /DQS

Symbol	Parameter	Min.	Max.	Units	Note
VSEH	Single-ended high-level for strobes	$(VDD/2)+0.175$	See <b>Note3</b>	V	1,2
	Single-ended high-level for CK, /CK	$(VDD/2)+0.175$	See <b>Note3</b>	V	1,2
VSEL	Single-ended low-level for strobes	See <b>Note3</b>	$(VDD/2)-0.175$	V	1,2
	Single-ended low-level for CK, /CK	See <b>Note3</b>	$(VDD/2)-0.175$	V	1,2

**Note1.** For CK, /CK use VIH/VIL(AC) of address/command; for strobes (DQS, DQS) use VIH/VIL(AC) of DQs.

**Note2.** VIH(AC)/VIL(AC) for DQs is based on VREFDQ; VIH(AC)/VIL(AC) for address/command is based on VREFCA; if a reduced AC-high or AC-low level is used for a signal group, then the reduced level applies also here.

**Note3.** These values are not defined, however the single-ended components of differential signals CK, /CK, DQS, /DQS need to be within the respective limits (VIH(DC) max, VIL(DC) min) for single-ended signals as well as the limitations for overshoot and undershoot.

## AC and DC Output Measurement Levels

Symbol	Parameter	Specification	Units	Note
$V_{OH}(DC)$	DC output high measurement level (for IV curve linearity)	$0.8 \cdot V_{DDQ}$	V	
$V_{OM}(DC)$	DC output middle measurement level (for IV curve linearity)	$0.5 \cdot V_{DDQ}$	V	
$V_{OL}(DC)$	DC output low measurement level (for IV curve linearity)	$0.2 \cdot V_{DDQ}$	V	
$V_{OH}(AC)$	AC output high measurement level (for output slew rate)	$V_{TT} + 0.1 \cdot V_{DDQ}$	V	1
$V_{OL}(AC)$	AC output low measurement level (for output slew rate)	$V_{TT} - 0.1 \cdot V_{DDQ}$	V	1
$V_{OHdiff}(DC)$	AC differential output high measurement level (for output slew rate)	$0.2 \cdot V_{DDQ}$	V	2
$V_{OLdiff}(DC)$	AC differential output low measurement level (for output slew rate)	$-0.2 \cdot V_{DDQ}$	V	2

**Notes1.** The swing of  $\pm 0.1 \times V_{DDQ}$  is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of  $34\Omega$  and an effective test load of  $25\Omega$  to  $V_{TT} = V_{DDQ}/2$  at each of the differential outputs.

**Notes2.** The swing of  $\pm 0.2 \times V_{DDQ}$  is based on approximately 50% of the static single-ended output high or low swing with a driver impedance of  $34\Omega$  and an effective test load of  $25\Omega$  to  $V_{TT} = V_{DDQ}/2$  at each of the differential outputs.

## DQS Output Crossing Voltage - VOX (DDR3-1600 or Higher Speed Bin)

Symbol	Parameters	DQS, /DQS differential slew rate								Unit
		5V/ns	6V/ns	7V/ns	8V/ns	9V/ns	10V/ns	11V/ns	12V/ns	
$V_{OX}(AC)$ max.	Deviation of DQS, /DQS output cross point voltage from $0.5 \cdot V_{DDQ}$	+100	+120	+140	+160	+180	+200	+200	+200	mV
$V_{OX}(AC)$ min.		-100	-120	-140	-160	-180	-200	-200	-200	mV

## DQS Output Crossing Voltage - VOX (DDR3-1333 or Lower Speed Bin)

Symbol	Parameters	DQS, /DQS differential slew rate								Unit
		5V/ns	6V/ns	7V/ns	8V/ns	9V/ns	10V/ns	11V/ns	12V/ns	
$V_{OX}(AC)$ max.	Deviation of DQS, /DQS output cross point voltage from $0.5 \cdot V_{DDQ}$	+125	+150	+175	+200	+225	+225	+225	+225	mV
$V_{OX}(AC)$ min.		-125	-150	-175	-200	-225	-225	-225	-225	mV

**Notes1.** Measured using an effective test load of  $25\Omega$  to  $0.5 \cdot V_{DDQ}$  at each of the differential outputs.

**Notes2.** For a differential slew rate in between the listed values, the  $V_{OX}$  value may be obtained by linear interpolation.

**Notes3.** The DQS, /DQS pins under test are not required to be able to drive each of the slew rates listed in the table; the pins under test will provide one  $V_{OX}$  value when tested with specified test condition. The DQS and /DQS differential slew rate when measuring  $V_{OX}$  determines which  $V_{OX}$  limits to use.

## ZQ Calibration Commands

ZQ Calibration command is used to calibrate DRAM Ron & ODT values. DDR3 SDRAM needs longer time to calibrate output driver and on-die termination circuits at initialization and relatively smaller time to perform periodic calibrations.

ZQCL command is used to perform the initial calibration during power-up initialization sequence. This command may be issued at any time by the controller depending on the system environment. ZQCL command triggers the calibration engine inside the DRAM and, once calibration is achieved, the calibrated values are transferred from the calibration engine to DRAM IO, which gets reflected as updated output driver and on-die termination values.

The first ZQCL command issued after reset is allowed a timing period of tZQinit to perform the full calibration and the transfer of values. All other ZQCL commands except the first ZQCL command issued after RESET are allowed a timing period of tZQoper.

ZQCS command is used to perform periodic calibrations to account for voltage and temperature variations. A shorter timing window is provided to perform the calibration and transfer of values as defined by timing parameter tZQCS. One ZQCS command can effectively correct a minimum of 0.5 % (ZQ Correction) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the 'Output Driver Voltage and Temperature Sensitivity' and 'ODT Voltage and Temperature Sensitivity' tables. The appropriate interval between ZQCS commands can be determined from these tables and other application-specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdribrate) and voltage (Vdribrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

$$\frac{\text{ZQCorrection}}{(\text{TSens} \times \text{Tdribrate}) + (\text{VSens} \times \text{Vdribrate})}$$

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

For example, if TSens = 1.5% / °C, VSens = 0.15% / mV, Tdribrate = 1 °C / sec and Vdribrate = 15 mV /sec, then the interval between ZQCS commands is calculated as:

$$0.5/(1.5 \times 1) + (0.15 \times 15) = 0.133 \approx 128 \text{ ms}$$


No other activities should be performed on the DRAM channel by the controller for the duration of tZQinit, tZQoper, or tZQCS. The quiet time on the DRAM channel allows accurate calibration of output driver and on-die termination values. Once DRAM calibration is achieved, the DRAM should disable ZQ current consumption path to reduce power.

All banks must be precharged and tRP met before ZQCL or ZQCS commands are issued by the controller. See "[BA=Bank Address, RA=Row Address, CA=Column Address, BC#=Burst Chop, X=Don't Care, V=Valid]" on page 33 for a description of the ZQCL and ZQCS commands.

ZQ calibration commands can also be issued in parallel to DLL lock time when coming out of self

refresh. Upon Self-Refresh exit, DDR3 SDRAM will not perform an IO calibration without an explicit ZQ calibration command (short or long) after self refresh exit is tXS.


In systems that share the ZQ resistor between devices, the controller must not allow any overlap of tZQoper, tZQinit, or tZQCS between the devices.



## ZQ Calibration Timing

### ZQ Calibration Method

The ZQ calibration in DDR3 is used both for the output driver and the ODT. The ZQ ball of each DRAM is connected to an external precision ( $\pm 1\%$ ) 240 $\Omega$  resistor. This resistor may be shared among devices as long as the controller does not overlap any timing associated with the calibration and as long as the capacitive loading does not exceed specification.



## Pull-up Calibration

The calibration control block consists of an analog-to-digital converter (ADC), comparators, a majority filter, an internal reference voltage generator, and an approximation register. The 240Ω legs in the calibration control block are matched to the pull-up legs used in the output driver and termination options. The pull-up leg uses a polyresistor that is slightly larger than 240Ω. It employs several P-channel devices to reduce the resistance of the legs and to tune the polyresistor to 240Ω. This resistor is used to archive a more linear pull-up and pull-down curve for improved signal integrity at the system level. The pull-down leg is similar to the pull-up leg. It uses a large polyresistor with multiple N-channel devices for tuning.

When a ZQ calibration command is given, the pull-up line is driven LOW, and the pullup leg is pulled to VDDQ. The voltage pull-up (VPULL-UP) line is used to compare the voltage at the XRES point to an internally generated reference voltage (VDDQ/2) by using the comparator inside the DQ calibration control block. The P-channel tuning devices are individually tuned using the VOH signals until the voltage at XRES equals the internally generated reference voltage (VDDQ/2). The VOH codes are stored in the internal approximation register and sent to each of the pull-up legs of the output drivers and termination. After all the pull-up devices have been calibrated to the external resistor, the comparator is again used to compare the voltage on the pull-down (VPULL-DOWN) line to the reference voltage set at VDDQ/2. This process generates the VOL codes and updates the pull-down devices at the appropriate time, completing the calibration process.

**Recommended DC Operating Conditions**(V<sub>DD</sub>, V<sub>DDQ</sub>=1.5V±0.075V)

Symbol	Parameter & Test Conditions	-125	-150	Units
		Max		
I <sub>DD1</sub>	<b>Operating One Bank Active-Read-Precharge Current:</b> CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see timing used table; BL: 81; AL: 0; /CS: High between ACT, RD and PRE; Command, Address, Data IO: partially toggling; DM:stable at 0; Bank Activity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	439	420	mA
I <sub>DD2P1</sub>	<b>Precharge Power-Down Current Fast Exit:</b> CKE: Low; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; /CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0; Pre-charge Power Down Mode: Fast Exit	142	122	mA
I <sub>DD2N</sub>	<b>Precharge Standby Current:</b> CKE: High; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; /CS: stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	190	176	mA
I <sub>DD3P</sub>	<b>Active Power-Down Current:</b> CKE: Low; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; /CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	240	220	mA
I <sub>DD4W</sub>	<b>Operating Burst Write Current:</b> CKE: High; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; /CS: High between WR; Command, Address: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at HIGH	855	766	mA
I <sub>DD4R</sub>	<b>Operating Burst Read Current:</b> CKE: High; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; /CS: High between RD; Command, Address: par-tially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	1067	912	mA
I <sub>DD5B</sub>	<b>Burst Refresh Current:</b> CKE: High; External clock: On; tCK, CL, nRFC: see timing used table; BL: 8; AL: 0; /CS: High between REF; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	833	793	mA

Symbol	Parameter & Test Conditions	-125	-150	Units
		Max		
I <sub>DD6</sub>	<b>Self Refresh Current: Normal Temperature Range;</b> TCASE: 0-85°C; Auto Self-Refresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Normal; CKE: Low; External clock: Off; CK and /CK: LOW; CL: see timing used table; BL: 8; AL: 0; CS, Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING	85	83	mA
I <sub>DD7</sub>	<b>Operating Bank Interleave Read Current;</b> CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see timing used table; BL: 8; AL: CL-1; CS: High between ACT and RDA; Command, Address: partially toggling; Data IO: read data bursts with different data between one burst and the next one; DM: stable at 0; Bank Activity: two times interleaved cycling through banks (0, 1, ...7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0	1210	1083	mA

**Note 1:** Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B

**Note 2:** Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT\_Nom enable: set MR1 A[9,6,2] = 011B; RTT\_Wr enable: set MR2 A[10,9] = 10B

**Note 3:** Precharge Power Down Mode: set MR0 A12=0B for Slow Exit or MR0 A12=1B for Fast Exit

**Note 4:** Auto Self-Refresh (ASR): set MR2 A6 = 0B to disable or 1B to enable feature

**Note 5:** Self-Refresh Temperature Range (SRT): set MR2 A7=0B for normal or 1B for extended temperature range

**Note 6:** Refer to DRAM supplier data sheet and/or DIMM SPD to determine if optional features or requirements are supported by DDR3 SDRAM

**Note 7:** Read Burst type: Nibble Sequential, set MR0 A[3]=0B



The diagram illustrates the internal architecture of the Memory Array, showing the flow of data and control signals between various components.

**Addressing and Control:**

- Address Register:** Receives address inputs A0 through A15 and BA0 through BA2. It provides signals to the Auto/Self Refresh Counter, Row Add. Buffer, and Col. Add. Buffer.
- Auto/Self Refresh Counter:** Receives signals from the Address Register and provides control to the Row Add. Buffer.
- Row Add. Buffer:** Receives signals from the Address Register and provides signals to the Row Decoder.
- Row Decoder:** Receives signals from the Row Add. Buffer and provides signals to the Memory Array.
- Memory Array:** The central component that stores data. It receives signals from the Row Decoder and provides signals to the S/A & I/O Gating and Col. Decoder.
- S/A & I/O Gating:** Receives signals from the Memory Array and provides signals to the Col. Decoder and the Write FIFO.
- Col. Decoder:** Receives signals from the S/A & I/O Gating and provides signals to the Col. Add. Buffer.
- Col. Add. Buffer:** Receives signals from the Address Register and provides signals to the Col. Add. Counter and Burst Counter.
- Col. Add. Counter:** Receives signals from the Col. Add. Buffer and provides signals to the Burst Counter.
- Burst Counter:** Receives signals from the Col. Add. Counter and provides signals to the Write FIFO.
- Mode Register Set:** Receives signals from the Address Register and provides signals to the Col. Add. Buffer and Burst Counter.
- Timing Register:** Receives control signals from the external interface (CLK, CKE, /CS, /RAS, /CAS, /WE, /RESET, ODT, ZQ) and provides signals to the Col. Add. Buffer and Burst Counter.

**Data Flow and Control:**

- DQM Control:** Receives signals DM0, DM1, DM2, DM3 and provides signals to the Memory Array and the Write FIFO.
- Write FIFO:** Receives signals from the S/A & I/O Gating and Burst Counter, and provides signals to the Driver and Data In.
- Driver:** Receives signals from the Write FIFO and provides signals to the Data Out.
- Data In:** Receives signals from the Write FIFO and provides signals to the Receiver.
- Receiver:** Receives signals from the Data In and provides signals to the Write FIFO.
- Data Out:** Receives signals from the Driver and provides signals to the Data In.
- DQS Generator:** Receives signals from the Write FIFO and provides signals to the Driver.
- DLL:** Receives signals from the DQS Generator and provides signals to the Driver.
- CLK, /CLK:** Receives signals from the external interface and provides signals to the DQS Generator and DLL.

**External Interface:**

- Inputs:** A0 through A15, BA0 through BA2, /CLK, CLK, CKE, /CS, /RAS, /CAS, /WE, /RESET, ODT, ZQ.
- Outputs:** Data Out, DQS0-3, /DQS0-3.

**AC Operating Test Characteristics****DDR3-1333 & DDR3-1600 Speed Bins**(V<sub>DD</sub>, V<sub>DDQ</sub>=1.5V±0.075V)

Symbol	Speed Bin	<b>-125</b> (DDR3-1600)		<b>-150</b> (DDR3-1333)		Units	Notes
	CL-nRCD-nRP	<b>11-11-11</b>		<b>9-9-9</b>			
	Parameter	Min.	Max.	Min.	Max.		
t <sub>AA</sub>	Internal read command to first data	13.125	20	13.5	20	ns	8
t <sub>RCD</sub>	Active to read or write delay	13.125	-	13.5	-	ns	8
t <sub>RP</sub>	Precharge command period	13.125	-	13.5	-	ns	8
t <sub>RC</sub>	Active to active/auto refresh command	48.75	-	49.5	-	ns	8
t <sub>RAS</sub>	Active to precharge command period	35	9*t <sub>REFI</sub>	36	9*t <sub>REFI</sub>	ns	7
t <sub>CK (AVG)</sub>	Average Clock Cycle, CL=6, CWL=5	2.5	3.3	2.5	3.3	ns	1,2,3,5 .6
t <sub>CK (AVG)</sub>	Average Clock Cycle, CL=7, CWL=6	1.875	2.5	1.875	2.5	ns	1,2,3,4 ,5,6
t <sub>CK (AVG)</sub>	Average Clock Cycle, CL=8, CWL=6	1.875	2.5	1.875	2.5	ns	1,2,3,5 ,6
t <sub>CK (AVG)</sub>	Average Clock Cycle, CL=9, CWL=7	1.5	1.875	1.5	1.875	ns	1,2,3,4 ,6
t <sub>CK (AVG)</sub>	Average Clock Cycle, CL=10, CWL=7	1.5	1.875	1.5	1.875	ns	1,2,3,6
t <sub>CK (AVG)</sub>	Average Clock Cycle, CL=11, CWL=8	1.25	1.5	-	-	ns	1,2,3
-	Support CL Settings	6,7,8,9,10,11		6,7,8,9,10		nCK	
-	Support CWL Settings	5,6,7,8		5,6,7		nCK	

**Notes1.** The CL setting and CWL setting result in tCK (avg) (min.) and tCK (avg) (max.) requirements. When making a selection of tCK (avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.

**Notes2.** tCK (avg) (min.) limits: Since /CAS latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK (avg) value (2.5, 1.875, 1.5, or 1.25ns) when calculating CL (nCK) = tAA (ns) / tCK (avg)(ns), rounding up to the next 'Supported CL'.

**Notes3.** tCK (avg) (max.) limits: Calculate tCK (avg) + tAA (max.)/CL selected and round the resulting tCK (avg) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875ns or 1.25ns). This result is tCK (avg) (max.) corresponding to CL selected.

**Notes4.** 'Reserved' settings are not allowed. User must program a different value.

**Notes5.** Any DDR3-1333 speed bin also supports functional operation at lower frequencies as shown in the table DDR3-1333 Speed Bins which is not subject to production tests but verified by design/characterization.

**Notes6.** Any DDR3-1600 speed bin also supports functional operation at lower frequencies as shown in the table DDR3-1600 Speed Bins which is not subject to production tests but verified by design/characterization.

**Notes7.** tREFI depends on operating case temperature (TC).

**Notes8.** For devices supporting optional down binning to CL = 7 and CL = 9, tAA/tRCD/tRP(min.) must be 13.125 ns or lower. SPD settings must be programmed to match.

**AC Operating Test Characteristics**(V<sub>DD</sub>, V<sub>DDQ</sub>=1.5V±0.075V)

Symbol	Speed Bin	<b>-125</b> (DDR3-1600)		<b>-150</b> (DDR3-1333)		Units	Notes
	CL-nRCD-nRP	<b>11-11-11</b>		<b>9-9-9</b>			
	Parameter	Min.	Max.	Min.	Max.		
t <sub>CK</sub>	Minmum clock cycle, DLL-off mode	8	-	8	-	ns	6
t <sub>CH</sub> , t <sub>CL (AVG)</sub>	Average CK high/low level width	0.47	0.53	0.47	0.53	ns	
t <sub>RRD</sub>	Active bank A to active bank B command period (1KB page size)	6	-	6	-	ns	
		4	-	4	-	nCK	
t <sub>FAW</sub>	Four Activate Window	30	-	30	-	ns	
t <sub>IH</sub> (base) DC100	Address and Control input hold time (VIH/VIL(DC100) levels)	120	-	140	-	ps	16
t <sub>IS</sub> (base) AC175	Address and Control input setup time (VIH/VIL(AC175) levels)	45	-	65	-	ps	16
t <sub>IS</sub> (base) AC150	Address and Control input setup time (VIH/VIL(AC150) levels)	45+125	-	65+125	-	ps	16,24
t <sub>DH</sub> (base)	DQ and DM input hold time (VIH/VIL(DC) levels)	45	-	65	-	ps	17
t <sub>DS</sub> (base)	DQ and DM input setup time (VIH/VIL(AC) levels)	10	-	30	-	ps	17
t <sub>IPW</sub>	Address and control input pulse width for each input	560	-	620	-	ps	25
t <sub>DIPW</sub>	DQ and DM input pulse width for each input	360	-	400	-	ps	25
t <sub>HZ</sub> (DQ)	DQ high impedance time	-	225	-	250	ps	13,14
t <sub>LZ</sub> (DQ)	DQ low impedance time	-450	225	-500	250	ps	13,14
t <sub>HZ</sub> (DQS)	DQS,/DQS high impedance time RL+BL/2 reference	-	225	-	250	ps	13,14
t <sub>LZ</sub> (DQS)	DQS,/DQS low impedance time RL-1 reference	-450	225	-500	250	ps	13,14
t <sub>DQSQ</sub>	DQS,/DQS to DQ skew per group, per access	-	100	-	125	ps	12,13
t <sub>CCD</sub>	/CAS to /CAS command delay	4	-	4	-	nCK	
t <sub>QH</sub>	DQ output hold time from DQS, /DQS	0.38	-	0.38	-	t <sub>CK</sub> (avg)	12,13
t <sub>DQSCK</sub>	DQS,/DQS rising edge output access time from rising CK,/CK	-225	225	-255	255	ps	12,13
t <sub>DQSS</sub>	DQS latch rising transitions to associated clock edges	-0.27	0.27	-0.25	0.25	t <sub>CK</sub> (avg)	
t <sub>DQSH</sub>	DQS input high pulse width	0.45	0.55	0.45	0.55	t <sub>CK</sub> (avg)	27,28

**AC Operating Test Characteristics**(V<sub>DD</sub>, V<sub>DDQ</sub>=1.5V±0.075V)

Symbol	Speed Bin	<b>-125</b> (DDR3-1600)		<b>-150</b> (DDR3-1333)		Units	Notes
	CL-nRCD-nRP	<b>11-11-11</b>		<b>9-9-9</b>			
	Parameter	Min.	Max.	Min.	Max.		
t <sub>DSH</sub>	DQS falling edge hold time from rising CK	0.18	-	0.2	-	t <sub>CK</sub> (avg)	29
t <sub>DSS</sub>	DQS falling edge setup time to rising CK	0.18	-	0.2	-	t <sub>CK</sub> (avg)	29
t <sub>DQSL</sub>	DQS input low pulse width	0.45	0.55	0.45	0.55	t <sub>CK</sub> (avg)	26,28
t <sub>QSH</sub>	DQS output high time	0.40	-	0.40	-	t <sub>CK</sub> (avg)	12,13
t <sub>QSL</sub>	DQS output low time	0.40	-	0.40	-	t <sub>CK</sub> (avg)	12,13
t <sub>MRD</sub>	Mode register set command cycle	4	-	4	-	nCK	
t <sub>MOD</sub>	Mode register set command update delay	15	-	15	-	ns	
		12	-	12	-	nCK	
t <sub>RPRE</sub>	Read preamble time	0.9	-	0.9	-	t <sub>CK</sub> (avg)	13,19
t <sub>RPST</sub>	Read postamble time	0.3	-	0.3	-	t <sub>CK</sub> (avg)	11,13
t <sub>WPRE</sub>	Write preamble time	0.9	-	0.9	-	t <sub>CK</sub> (avg)	1
t <sub>WPST</sub>	Write postamble time	0.3	-	0.3	-	t <sub>CK</sub> (avg)	1
t <sub>WR</sub>	Write recovery time	15	-	15	-	ns	
t <sub>DAL(min)</sub>	Auto precharge write recovery + precharge time	WR + roundup[tRP / tCK(avg)]				nCK	
t <sub>MPRR</sub>	Multi purpose register recovery time	1	-	1	-	nCK	22
t <sub>WTR</sub>	Internal write to read command delay	7.5	-	7.5	-	ns	18
		4	-	4	-	nCK	
t <sub>RTP</sub>	Internal read to precharge command delay	7.5	-	7.5	-	ns	
		4	-	4	-	nCK	
t <sub>CKESR</sub>	Minimum CKE low width for self-refresh entry to exit	t <sub>CKE (min)</sub> +1	-	t <sub>CKE (min)</sub> +1	-	nCK	
t <sub>CKSRE</sub>	Valid clock requirement after self-refresh entry or power-down entry	10	-	10	-	ns	
		5	-	5	-	nCK	
t <sub>CKSRX</sub>	Valid clock requirement before self-refresh exit or power-down exit	10	-	10	-	ns	
		5	-	5	-	nCK	

**AC Operating Test Characteristics**(V<sub>DD</sub>, V<sub>DDQ</sub>=1.5V±0.075V)

Symbol	Speed Bin	-125 (DDR3-1600)		-150 (DDR3-1333)		Units	Notes
	CL-nRCD-nRP	11-11-11		9-9-9			
	Parameter	Min.	Max.	Min.	Max.		
t <sub>XS</sub>	Exit self-refresh to commands not requiring a locked DLL	t <sub>RFC</sub> (min) + 10	-	t <sub>RFC</sub> (min) + 10	-	ns	
		5	-	5	-	nCK	
t <sub>XSDLL</sub>	Exit self-refresh to commands requiring a locked DLL	t <sub>DLL</sub> (min)	-	t <sub>DLL</sub> (min)	-	nCK	
t <sub>RFC</sub>	Auto-refresh to active/auto-refresh command	160	-	160	-	ns	
t <sub>REFI</sub>	Average periodic refresh interval 0°C ≤ T <sub>C</sub> ≤ +85°C	-	7.8	-	7.8	μs	
t <sub>REFI</sub>	Average periodic refresh interval +85°C ≤ T <sub>C</sub> ≤ +95°C	-	3.9	-	3.9	μs	
t <sub>CKE</sub>	CKE minimum high and low pulse width	5	-	5.625	-	ns	
		3	-	3	-	nCK	
t <sub>XPR</sub>	Exit reset from CKE high to a valid command	t <sub>RFC</sub> (min) + 10	-	t <sub>RFC</sub> (min) + 10	-	ns	
		5	-	5	-	nCK	
t <sub>DLLK</sub>	DLL locking time	512	-	512	-	nCK	
t <sub>PD</sub>	Power-down entry to exit time	t <sub>CKE</sub> (min)	9*t <sub>REFI</sub>	t <sub>CKE</sub> (min)	9*t <sub>REFI</sub>		15
t <sub>XPDLL</sub>	Exit precharge power-down with DLL frozen to commands requiring a locked DLL	24	-	24	-	ns	2
		10	-	10	-	nCK	
t <sub>XP</sub>	Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL	6	-	6	-	ns	
		3	-	3	-	nCK	
t <sub>WRPDEN</sub> (min)	Timing of WR command to power-down entry (BL8OTF, BL8MRS, BL4OTF)	WL + 4 + [tWR / tCK(avg)]				nCK	9
t <sub>WRPDEN</sub> (min)	Timing of WR command to power-down entry (BC4MRS)	WL + 2 + [tWR / tCK(avg)]				nCK	
t <sub>WRAPDEN</sub>	Timing of WRA command to power-down entry (BL8OTF, BL8MRS, BL4OTF)	WL + 4 + WR + 1	-	WL + 4 + WR + 1	-	nCK	10
t <sub>WRAPDEN</sub>	Timing of WRA command to power-down entry (BC4MRS)	WL + 2 + WR + 1	-	WL + 2 + WR + 1	-	nCK	10

**AC Operating Test Characteristics**(V<sub>DD</sub>, V<sub>DDQ</sub>=1.5V±0.075V)

Symbol	Speed Bin	<b>-125</b> (DDR3-1600)		<b>-150</b> (DDR3-1333)		Units	Notes
	CL-nRCD-nRP	<b>11-11-11</b>		<b>9-9-9</b>			
	Parameter	Min.	Max.	Min.	Max.		
t <sub>REFPDEN</sub>	Timing of REF command to power-down entry	1	-	1	-	nCK	20,21
t <sub>MRS PDEN</sub>	Timing of MRS command to power-down entry	t <sub>MOD</sub> (min)	-	t <sub>MOD</sub> (min)	-		
t <sub>CPDED</sub>	Command pass disable delay	1	-	1	-	nCK	
t <sub>ACT PDEN</sub>	Timing of ACT command to power-down entry	1	-	1	-	nCK	20
t <sub>PRPDEN</sub>	Timing of PRE command to power-down entry	1	-	1	-	nCK	20
t <sub>RDPDEN</sub>	Timing of RD/RDA command to power-down entry	RL + 4 +1	-	RL + 4 + 1	-	nCK	
t <sub>AON</sub>	RTT turn-on	-225	225	-250	250	ps	7
t <sub>AONPD</sub>	Asynchronous RTT turn-on delay (Power-down with DLL frozen)	2	8.5	2	8.5	ns	
t <sub>AOFF</sub>	RTT_Nom and RTT_WR turn-off time from ODTLoff reference	0.3	0.7	0.3	0.7	t <sub>CK</sub> (avg)	8
t <sub>AOFFPD</sub>	Asynchronous RTT turn-off delay (Power-down with DLL frozen)	2	8.5	2	8.5	ns	
ODTH4	ODT high time without write command or with write command and BC4	4	-	4	-	nCK	
ODTH8	ODT high time with write command and BL8	6	-	6	-	nCK	
t <sub>ADC</sub>	RTT dynamic change skew	0.3	0.7	0.3	0.7	t <sub>CK</sub> (avg)	
t <sub>ZQinit</sub>	Power-up and reset calibration time	512	-	512	-	nCK	
t <sub>ZQoper</sub>	Normal operation full calibration time	256	-	256	-	nCK	
t <sub>ZQCS</sub>	Normal operation short calibration time	64	-	64	-	nCK	23
t <sub>WLMRD</sub>	First DQS pulse rising edge after write leveling mode is programmed	40	-	40	-	nCK	3
t <sub>WLDQSEN</sub>	DQS./DQS delay after write leveling mode is programmed	25	-	25	-	nCK	3
t <sub>RTW</sub>	Read to write command delay (BC4MRS, BC4OTF)	RL + t <sub>CCD</sub> /2 + 2nCK-WL	-	RL + t <sub>CCD</sub> /2 + 2nCK-W L	-		
t <sub>RTW</sub>	Read to write command delay (BL8MRS, BL8OTF)	RL + t <sub>CCD</sub> /2 + 2nCK-WL	-	RL + t <sub>CCD</sub> /2 + 2nCK-W L	-		
t <sub>RAP</sub>	Active to read with auto precharge command delay	t <sub>RCD</sub> min	-	t <sub>RCD</sub> min	-		

**AC Operating Test Characteristics**(V<sub>DD</sub>, V<sub>DDQ</sub>=1.5V±0.075V)

Symbol	Speed Bin	-125 (DDR3-1600)		-150 (DDR3-1333)		Units	Notes
	CL-nRCD-nRP	11-11-11		9-9-9			
	Parameter	Min.	Max.	Min.	Max.		
t <sub>WLS</sub>	Write leveling setup time from rising CK,/CK crossing to rising DQS,/DQS crossing	165	-	195	-	ps	
t <sub>WLH</sub>	Write leveling hold time from rising DQS,/DQS crossing to rising CK,/CK crossing	165	-	195	-	ps	
t <sub>WLO</sub>	Write leveling output delay	0	7.5	0	9	ns	
t <sub>WLOE</sub>	Write leveling output error	0	2	0	2	ns	
t <sub>CK</sub> (abs)	Absolute clock period	t <sub>CK</sub> (avg)min+ t <sub>JIT</sub> (per)min	t <sub>CK</sub> (avg)max+ t <sub>JIT</sub> (per)max	t <sub>CK</sub> (avg)min+ t <sub>JIT</sub> (per)min	t <sub>CK</sub> (avg)max+ t <sub>JIT</sub> (per)max	ps	
t <sub>CH</sub> (abs)	Absolute clock high pulse width	0.43	-	0.43	-	t <sub>CK</sub> (avg)	30
t <sub>CL</sub> (abs)	Absolute clock low pulse width	0.43	-	0.43	-	t <sub>CK</sub> (avg)	31
t <sub>JIT</sub> (per)	Clock period jitter	-70	70	-80	80	ps	
t <sub>JIT</sub> (per,lck)	Clock period jitter during DLL locking period	-60	60	-70	70	ps	
t <sub>JIT</sub> (cc)	Cycle to cycle period jitter	-	140	-	160	ps	
t <sub>JIT</sub> (cc,lck)	Cycle to cycle period jitter during DLL locking period	-	120	-	140	ps	
t <sub>ERR</sub> (2per)	Cumulative error across 2 cycles	-103	103	-118	118	ps	
t <sub>ERR</sub> (3per)	Cumulative error across 3 cycles	-122	122	-140	140	ps	
t <sub>ERR</sub> (4per)	Cumulative error across 4 cycles	-136	136	-155	155	ps	
t <sub>ERR</sub> (5per)	Cumulative error across 5 cycles	-147	147	-168	168	ps	
t <sub>ERR</sub> (6per)	Cumulative error across 6 cycles	-155	155	-177	177	ps	
t <sub>ERR</sub> (7per)	Cumulative error across 7 cycles	-163	163	-186	186	ps	
t <sub>ERR</sub> (8per)	Cumulative error across 8 cycles	-169	169	-193	193	ps	
t <sub>ERR</sub> (9per)	Cumulative error across 9 cycles	-175	175	-200	200	ps	
t <sub>ERR</sub> (10per)	Cumulative error across 10 cycles	-180	180	-205	205	ps	
t <sub>ERR</sub> (11per)	Cumulative error across 11 cycles	-184	184	-210	210	ps	
t <sub>ERR</sub> (12per)	Cumulative error across 12 cycles	-188	188	-215	215	ps	
t <sub>ERR</sub> (nper)	Cumulative error across n= 13,14,... 49,50 cycles	t <sub>ERR</sub> (nper)min=(1+0.68ln(n))*t <sub>JIT</sub> (per)min t <sub>ERR</sub> (nper)max=(1+0.68ln(n))*t <sub>JIT</sub> (per)max				ps	32

**AC Operating Test Characteristics**(V<sub>DD</sub>, V<sub>DDQ</sub>=1.5V±0.075V)

Symbol	Speed Bin	-125 (DDR3-1600)		-150 (DDR3-1333)		Units	Notes
	CL-nRCD-nRP	11-11-11		9-9-9			
	Parameter	Min.	Max.	Min.	Max.		
t <sub>ANPD</sub>	ODT to power-down entry/ exit latency	WL-1	-	WL-1	-	nCK	
ODTL <sub>on</sub>	ODT turn on latency	WL-2	WL-2	WL-2	WL-2	nCK	
ODTL <sub>off</sub>	ODT turn off latency	WL-2	WL-2	WL-2	WL-2	nCK	
ODTL <sub>cnw</sub>	ODT latency for changing from RTT_Nom to RTT_WR	WL-2	WL-2	WL-2	WL-2	nCK	
ODTL <sub>cwn4</sub>	ODT latency for changing from RTT_WR to RTT_Nom (BC4)	-	4+ODTL <sub>off</sub>	-	4+ODTL <sub>off</sub>	nCK	
ODTL <sub>cwn8</sub>	ODT latency for changing from RTT_WR to RTT_Nom (BL8)	-	6+ODTL <sub>off</sub>	-	6+ODTL <sub>off</sub>	nCK	

**Note 1:** Actual value dependant upon measurement level definitions which are TBD.**Note 2:** Commands requiring a locked DLL are: READ (and READA) and synchronous ODT commands.**Note 3:** The max values are system dependent.**Note 4:** WR as programmed in mode register.**Note 5:** Value must be rounded-up to next higher integer value.**Note 6:** There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.**Note 7:** ODT turn on time (min.) is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time (max.) is when the ODT resistance is fully on. Both are measured from ODTLon.**Note 8:** ODT turn-off time (min.) is when the device starts to turn-off ODT resistance. ODT turn-off time (max.) is when the bus is in high impedance. Both are measured from ODTLoFF.**Note 9:** tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.**Note 10:** WR in clock cycles as programmed in MR0.**Note 11:** The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side.**Note 12:** Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD.**Note 13:** Value is only valid for RON34.**Note 14:** Single ended signal parameter. Refer to the section of tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Notes for definition and measurement method.**Note 15:** tREFI depends on operating case temperature (Tc).**Note 16:** tIS(base) and tIH(base) values are for 1V/ns command/ addresss single-ended slew rate and 2V/ns CK, /CK differential slew rate, Note for DQ and DM signals, VREF(DC) = VREFDQ(DC). For input only pins except RESET, VREF(DC) = VREFCA(DC). See Address / Command Setup, Hold and Derating section.**Note 17:** tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, /DQS differential slew rate. Note for DQ and DM signals, VREF(DC)= VREFDQ(DC). For input only pins except RESET, VREF(DC) = VREFCA(DC). See Data Setup, Hold and and Slew Rate Derating section.



**Note 18:** Start of internal write transaction is defined as follows ;

For BL8 (fixed by MRS and on-the-fly, OTF) : Rising clock edge 4 clock cycles after WL.

For BC4 (on-the-fly, OTF) : Rising clock edge 4 clock cycles after WL.

For BC4 (fixed by MRS) : Rising clock edge 2 clock cycles after WL.

**Note 19:** The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side.

**Note 20:** CKE is allowed to be registered low while operations such as row activation, precharge, auto precharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operation.

**Note 21:** Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required.

**Note 22:** Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.

**Note 23:** One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the "Output Driver Voltage and Temperature Sensitivity" and "ODT Voltage and Temperature Sensitivity" tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters. One method for calculating the interval between ZQCS commands, given the temperature (Tdristrate) and voltage (Vdristrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:

$$\frac{\text{ZQCorrection}}{(\text{TSens} \times \text{Tdristrate}) + (\text{VSens} \times \text{Vdristrate})}$$

where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.

**Note 24:** The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mV - 150 mV) / 1 V/ns].

**Note 25:** Pulse width of a input signal is defined as the width between the first crossing of VREF(DC) and the consecutive crossing of VREF(DC).

**Note 26:** tDQSL describes the instantaneous differential input low pulse width on DQS - /DQS, as measured from one falling edge to the next consecutive rising edge.

**Note 27:** tDQSH describes the instantaneous differential input high pulse width on DQS - /DQS, as measured from one rising edge to the next consecutive falling edge.

**Note 28:** tDQSH,act + tDQSL,act = 1 tCK,act ; with tXYZ,act being the actual measured value of the respective timing parameter in the application.

**Note 29:** tDSH,act + tDSS,act = 1 tCK,act ; with tXYZ,act being the actual measured value of the respective timing parameter in the application.

**Note 30:** tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.

**Note 31:** tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.

**Note 32:** n = from 13 cycles to 50 cycles. This row defines 38 parameters.

The diagram illustrates the state transitions of a DRAM system. The states and their transitions are as follows:

- Power on** (initial state) transitions to **Reset procedure** when **Power applied**.
- Reset procedure** transitions to **Initialization** when **RESET** is received from any state.
- Initialization** transitions to **ZQ calibration** via the **ZQCL** command.
- ZQ calibration** transitions to **Idle** via the **ZQCL/ZQCS** command.
- Idle** is a central state with multiple transitions:
  - To **Refreshing** via **REF**.
  - To **Self refresh** via **SRE** and **SRX**.
  - To **Precharge power-down** via **PDE** and **PDX**.
  - To **Activating** via **ACT**.
  - To **Bank active** via **MRS** and **MRS, MPR, write leveling**.
  - From **Refreshing** back to **Idle** via a dashed line.
  - From **Precharge power-down** back to **Idle** via a dashed line.
  - From **Bank active** back to **Idle** via a dashed line.
- Bank active** transitions to **Writing** via **WRITE** and **Writing AP**, and to **Reading** via **READ** and **Reading AP**.
- Writing** and **Reading** states have self-loops labeled **WRITE** and **READ** respectively.
- Writing** and **Reading** transition to **Precharging** via **WRITE AP** and **READ AP** respectively.
- Precharging** transitions back to **Bank active** via **PRE, PREA**.
- Precharge power-down** has a self-loop labeled **CKE L**.
- Activating** transitions to **Bank active** via a dashed line.
- Active power-down** transitions to **Bank active** via **PDX** and **PDE**, and has a self-loop labeled **CKE L**.
- Precharging** transitions back to **Idle** via a dashed line.

**Legend:**

- Dashed line: Automatic sequence
- Solid line: Command sequence

SRX = Self refresh exit  
WRITE = WR, WRS4, WRS8  
WRITE AP = WRAP, WRAPS4, WRAPS8  
ZQCL = ZQ LONG CALIBRATION  
ZQCS = ZQ SHORT CALIBRATION

## 1. Command Truth Table

Command	Symbol	CKE		/CS	/RAS	/CAS	/WE	BA0~BA2	A10	A12, A10~A0
		n-1	N							
Device Deselect	DES	H	H	H	X	X	X	X	X	X,X
No Operation	NOP	H	H	L	H	H	H	V	V	V,V
Read (fixed BL8/BC4)	RD	H	H	L	H	L	H	BA	L	V,CA
Read (BC4, OTF)	RDS4	H	H	L	H	L	H	BA	L	L,CA
Read (BL8, OTF)	RDS8	H	H	L	H	L	H	BA	L	H,CA
Read with Auto Pre-charge (fixed BL8/BC4)	RDA	H	H	L	H	L	H	BA	H	V,CA
Read with Auto Pre-charge (BC4, OTF)	RDAS4	H	H	L	H	L	H	BA	H	L,CA
Read with Auto Pre-charge (BL8, OTF)	RDAS8	H	H	L	H	L	H	BA	H	H,CA
Write (fixed BL8/BC4)	WR	H	H	L	H	L	L	BA	L	V,CA
Write (BC4, OTF)	WRS4	H	H	L	H	L	L	BA	L	L,CA
Write (BL8,OTF)	WRS8	H	H	L	H	L	L	BA	L	H,CA
Write with Auto Pre-charge (fixed BL8/BC4)	WRA	H	H	L	H	L	L	BA	H	V,CA
Write with Auto Pre-charge (BC4, OTF)	WRAS4	H	H	L	H	L	L	BA	H	L,CA
Write with Auto Pre-charge (BL8, OTF)	WRAS8	H	H	L	H	L	L	BA	H	H,CA
Bank Activate	ACT	H	H	L	L	H	H	BA	RA	
Pre-charge Single Bank	PRE	H	H	L	L	H	L	BA	L	V,V
Pre-charge All Banks	PREA	H	H	L	L	H	L	V	H	V,V
Mode Register Set	MRS	H	H	L	L	L	L	BA	OP Code	
Refresh	REF	H	H	L	L	L	H	V	V	V,V
Self Refresh entry	SRE	H	L	L	L	L	H	V	V	V,V
Self Refresh Exit	SRX	L	H	H	X	X	X	X	X	X,X
				L	H	H	H	V	V	V,V
Power Down Entry	PDE	H	L	H	X	X	X	X	X	X,X
		H	L	L	H	H	H	V	V	V,V
Power Down Exit	PDX	L	H	H	X	X	X	X	X	X,X
		L	H	L	H	H	H	V	V	V,V
ZQ Calibration Long	ZQCL	H	H	L	H	H	L	X	H	X,X
ZQ Calibration Short	ZQCS	H	H	L	H	H	L	X	L	X,X

H = High level, L = Low level, X = Don't care, V = Valid, BA=Bank Address, CA=Column Address, RA=Row Address

- Note1.** All DDR3 SDRAM commands are defined by states of /CS, /RAS, /CAS, /WE and CKE at the rising edge of the clock. The MSB of BA, RA and CA are device density and configuration dependant.
- Note2.** /RESET is low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.
- Note3.** Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register.
- Note4.** "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level".
- Note5.** Burst reads or writes cannot be terminated or interrupted and Fixed/on-the-Fly (OTF) BL will be defined by MRS.
- Note6.** The Power Down Mode does not perform any refresh operation.
- Note7.** The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- Note8.** Self Refresh Exit is asynchronous.
- Note9.** VREF(Both VREFDQ and VREFCA) must be maintained during Self Refresh operation. VREFDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during Self Refresh operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first Write operation or first Write Leveling Activity may not occur earlier than 512 nCK after exit from Self Refresh.
- Note10.** The No Operation command should be used in cases when the DDR3 SDRAM is in an idle or wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3 SDRAM from registering any unwanted commands between operations. A No Operation command will not terminate a pervious operation that is still executing, such as a burst read or write cycle.
- Note11.** The Deselect command performs the same function as No Operation command.
- Note12.** Refer to the CKE Truth Table for more detail with CKE transition.

## 2. CKE Truth Table

Current State	CKE		Command (n) /RAS, /CAS, /WE, /CS	Action (n)	Notes
	n-1	n			
Power Down	L	L	X	Maintain power down	14,15
	L	H	DESELECT or NOP	Power down exit	11,14
Self Refresh	L	L	X	Maintain self refresh	15,16
	L	H	DESELECT or NOP	Self refresh exit	8,12,16
Bank Active	H	L	DESELECT or NOP	Active power down entry	11,13,14
Reading	H	L	DESELECT or NOP	Power down entry	11,13,14,17
Writing	H	L	DESELECT or NOP	Power down entry	11,13,14,17
Precharging	H	L	DESELECT or NOP	Power down entry	11,13,14,17
Refreshing	H	L	DESELECT or NOP	Precharge power down entry	11
All Banks Idle	H	L	DESELECT or NOP	Precharge power down entry	11,13,14,18
	H	L	REFRESH	Self refresh	9,13,18
For more details with all signals, see "Command Truth Table"					10

**Note1.** CKE (n) is the logic state of CKE at clock edge n; CKE (n-1) was the state of CKE at the previous clock edge.

**Note2.** Current state is defined as the state of the DDR3 SDRAM immediately prior to clock edge n.

**Note3.** Command (n) is the command registered at clock edge n, and ACTION (n) is a result of Command (n), ODT is not included here.

**Note4.** All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.

**Note5.** The state of ODT does not affect the states described in this table. The ODT function is not available during Self-Refresh.

**Note6.** During any CKE transition (registration of CKE H->L or CKE L->H) the CKE level must be maintained until 1nCK prior to tCKEmin being satisfied (at which time CKE may transition again).

**Note7.** DESELECT and NOP are defined in the "Command Truth Table".

**Note8.** On self-refresh exit DESELECT or NOP commands must be issued on every clock edge occurring during the tXS period. Read or ODT commands may be issued only after tXSDLL is satisfied.

**Note9.** Self-Refresh mode can only be entered from the All Banks Idle state.

**Note10.** It must be a legal command as defined in the "Command Truth Table".

**Note11.** Valid commands for power-down entry and exit are NOP and DESELECT only.

**Note12.** Valid commands for self-refresh exit are NOP and DESELECT only.

**Note13.** Self-Refresh can not be entered during Read or Write operations.

**Note14.** The Power-Down does not perform any refresh operations.

**Note15.** "X" means "don't care" (including floating around VREF) in Self-Refresh and Power-Down. It also applies to Address pins.

**Note16.** VREF (Both VREFDQ and VREFCA) must be maintained during Self-Refresh operation. VREFDQ supply may be turned OFF and VREFDQ may take any value between VSS and VDD during Self Refresh

operation, provided that VREFDQ is valid and stable prior to CKE going back high and that first write operation or first write Leveling activity may not occur earlier than 512 nCK after exit from Self Refresh.

**Note17.** If all banks are closed at the conclusion of the read, write or precharge command, then Precharge Power-Down is entered, otherwise Active Power-Down is entered.

**Note18.** 'Idle state' is defined as all banks are closed (tRP, tDAL, etc. satisfied), no data bursts are in progress, CKE is high, and all timings from previous operations are satisfied (tMRD, tMOD, tRFC, tZQinit, tZQoper, tZQCS, etc.) as well as all self-refresh exit and power-down exit parameters are satisfied (tXS, tXP, tXPDLL, etc).

## Initialization

The following sequence is required for power-up and initialization and is shown in below Figure:

1. Apply power (/RESET is recommended to be maintained below  $0.2 \times VDD$ ; all other inputs may be undefined). /RESET needs to be maintained for minimum 200 us with stable power. CKE is pulled "Low" anytime before /RESET being de-asserted (min. time 10 ns). The power voltage ramp time between 300 mv to VDDmin must be no greater than 200 ms; and during the ramp,  $VDD > VDDQ$  and  $(VDD - VDDQ) < 0.3$  volts.
  - VDD and VDDQ are driven from a single power converter output, AND
  - The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side. In addition, VTT is limited to 0.95 V max once power ramp is finished, AND
  - Vref tracks VDDQ/2. OR
  - Apply VDD without any slope reversal before or at the same time as VDDQ.
  - Apply VDDQ without any slope reversal before or at the same time as VTT & Vref.
  - The voltage levels on all pins other than VDD, VDDQ, VSS, VSSQ must be less than or equal to VDDQ and VDD on one side and must be larger than or equal to VSSQ and VSS on the other side.
2. After /RESET is de-asserted, wait for another 500 us until CKE becomes active. During this time, the DRAM will start internal state initialization; this will be done independently of external clocks.
3. Clocks (CK, /CK) need to be started and stabilized for at least 10 ns or  $5 t_{CK}$  (which is larger) before CKE goes active. Since CKE is a synchronous signal, the corresponding set up time to clock ( $t_{IS}$ ) must be met. Also, a NOP or Deselect command must be registered (with  $t_{IS}$  set up time to clock) before CKE goes active. Once the CKE is registered "High" after Reset, CKE needs to be continuously registered "High" until the initialization sequence is finished, including expiration of tDLLK and tZQinit.
4. The DDR3 SDRAM keeps its on-die termination in high-impedance state as long as /RESET is asserted. Further, the SDRAM keeps its on-die termination in high impedance state after /RESET de-assertion until CKE is registered HIGH. The ODT input signal may be in undefined state until  $t_{IS}$  before CKE is registered HIGH. When CKE is registered HIGH, the ODT input signal may be statically held at either LOW or HIGH. If RTT\_NOM is to be enabled in MR1, the ODT input signal must be statically held LOW. In all cases, the ODT input signal remains static until the power up initialization sequence is finished, including the expiration of tDLLK and tZQinit.
5. After CKE is being registered high, wait minimum of Reset CKE Exit time,  $t_{XPR}$ , before issuing the first MRS command to load mode register. ( $t_{XPR} = \max(t_{XS}; 5 \times t_{CK})$ )
6. Issue MRS Command to load **MR2** with all application settings. (To issue MRS command for **MR2**, provide "Low" to BA0 and BA2, "High" to BA1.)
7. Issue MRS Command to load **MR3** with all application settings. (To issue MRS command for **MR3**, provide "Low" to BA2, "High" to BA0 and BA1.)
8. Issue MRS Command to load **MR1** with all application settings and DLL enabled. (To issue "DLL Enable"

command, provide "Low" to A0, "High" to BA0 and "Low" to BA1 – BA2).


9. Issue MRS Command to load **MRO** with all application settings and "DLL reset". (To issue DLL reset command, provide "High" to A8 and "Low" to BA0-2).

10. Issue ZQCL command to starting ZQ calibration.

11. Wait for both tDLLK and tZQinit completed.

12. The DDR3 SDRAM is now ready for normal operation.

## Reset and Power up initialization sequence



NOTE 1. From time point "Td" until "Tk" NOP or DES commands must be applied between MRS and ZQCL commands.


TIME BREAK    DON'T CARE



## Mode Register Definition

### Mode Register MR0

The Mode Register **MR0** stores the data for controlling various operating modes of DDR3 SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR and DLL control for precharge power-down, which include various vendor specific options to make DDR3 SDRAM useful for various applications. The mode register is written by asserting low on /CS, /RAS, /CAS, /WE, BA0, BA1 and BA2, while controlling the states of address pins according to the table below.



**Note1.** BA2 and A13 are reserved for future use and must be programmed to 0 during MRS.

**Note2.** WR (write recovery for autoprecharge) min in clock cycles is calculated by dividing  $t_{WR}$  (in ns) by  $t_{CK}$  (in ns) and rounding up to the next integer:  $WR_{min}[cycles] = Roundup(t_{WR}[ns]/t_{CK}[ns])$ . The WR value in the mode register must be programmed to be equal or larger than  $WR_{min}$ . The programmed WR value is used with  $t_{RP}$  to determine  $t_{DAL}$ .

**Burst Type (A3)**

Burst Length	R/W	A2	A1	A0	Sequential Addressing, A3=0	Interleave Addressing, A3=1
4 (chop)	R	0	0	0	0 1 2 3 T T T T	0 1 2 3 T T T T
	R	0	0	1	1 2 3 0 T T T T	1 0 3 2 T T T T
	R	0	1	0	2 3 0 1 T T T T	2 3 0 1 T T T T
	R	0	1	1	3 0 1 2 T T T T	3 2 1 0 T T T T
	R	1	0	0	4 5 6 7 T T T T	4 5 6 7 T T T T
	R	1	0	1	5 6 7 4 T T T T	5 4 7 6 T T T T
	R	1	1	0	6 7 4 5 T T T T	6 7 4 5 T T T T
	R	1	1	1	7 4 5 6 T T T T	7 6 5 4 T T T T
	W	0	V	V	0 1 2 3 X X X X	0 1 2 3 X X X X
	W	1	V	V	4 5 6 7 X X X X	4 5 6 7 X X X X
8	R	0	0	0	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7
	R	0	0	1	1 2 3 0 5 6 7 4	1 0 3 2 5 4 7 6
	R	0	1	0	2 3 0 1 6 7 4 5	2 3 0 1 6 7 4 5
	R	0	1	1	3 0 1 2 7 4 5 6	3 2 1 0 7 6 5 4
	R	1	0	0	4 5 6 7 0 1 2 3	4 5 6 7 0 1 2 3
	R	1	0	1	5 6 7 4 1 2 3 0	5 4 7 6 1 0 3 2
	R	1	1	0	6 7 4 5 2 3 0 1	6 7 4 5 2 3 0 1
	R	1	1	1	7 4 5 6 3 0 1 2	7 6 5 4 3 2 1 0
	W	V	V	V	0 1 2 3 4 5 6 7	0 1 2 3 4 5 6 7

**Note1.** In case of burst length being fixed to 4 by *MR0* setting, the internal write operation starts two clock cycles earlier than for the BL8 mode. This means that the starting point for tWR and tWTR will be pulled in by two clocks. In case of burst length being selected on-the-fly via A12 (/BC), the internal write operation starts at the same point in time like a burst of 8 write operation. This means that during on-the-fly control, the starting point for tWR and tWTR will not be pulled in by two clocks.

**Note2.** 0...7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.

**Note3.** T: Output driver for data and strobes are in high impedance.

**Note4.** V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.

**Note5.** X: Don't Care.

## ***CAS Latency***

The CAS Latency is defined by **MR0** (bits A9-A11). CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the first bit of output data. DDR3 SDRAM does not support any half-clock latencies. The overall Read Latency (RL) is defined as Additive Latency (AL) + CAS Latency (CL);  $RL = AL + CL$ .

## ***Test Mode***

The normal operating mode is selected by **MR0** (bit A7 = 0) and rest bits set to the desired values. Programming bit A7 to a '1' places the DDR3 SDRAM into a test mode that is only used by the DRAM factory and should NOT be used. No operations or functionality is specified if A7 = 1.

## ***DLL Reset***

The DLL Reset bit is self-clearing, meaning that it returns back to the value of '0' after the DLL reset function has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Any time that the DLL reset function is used, tDLLK must be met before any functions that require the DLL can be used (i.e., Read commands or ODT synchronous operations).

## ***Write Recovery***


The programmed WR value **MR0** (bits A9, A10, and A11) is used for the auto precharge feature along with tRP to determine tDAL. WR (write recovery for auto-precharge) min in clock cycles is calculated by dividing tWR (in ns) by tCK (in ns) and rounding up to the next integer:  $WR_{min}[cycles] = \text{Roundup}(tWR[ns] / tCK[ns])$ . The WR must be programmed to be equal to or larger than tWR(min).

## ***Precharge PD DLL***

**MR0** (bit A12) is used to select the DLL usage during precharge power-down mode. When **MR0** (A12 = 0), or 'slow-exit', the DLL is frozen after entering precharge power-down (for potential power savings) and upon exit requires tXPDLL to be met prior to the next valid command. When **MR0** (A12 = 1), or 'fast-exit', the DLL is maintained after entering precharge power-down and upon exiting power-down requires tXP to be met prior to the next valid command.

## Mode Register MR1

The Mode Register **MR1** stores the data for enabling or disabling the DLL, output driver strength, RTT\_Nom impedance, additive latency, write leveling enable and Qoff. The Mode Register 1 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA0, low on BA1 and BA2, while controlling the states of address pins according to the table below.



**Note1.** BA2, A8, A10 and A13 are reserved for future use (RFU) and must be programmed to 0 during MRS.

**Note2.** Qoff: Outputs disabled - DQs, DQSs, /DQSs.

**Note3.** In Write leveling Mode (**MR1**[bit7] = 1) with **MR1**[bit12] = 1, all RTT\_Nom settings are allowed; in Write Leveling Mode (**MR1**[bit7] = 1) with **MR1**[bit12] = 0, only RTT\_Nom settings of RZQ/2, RZQ/4 and RZQ/6 are allowed.

## DLL Enable

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having the DLL disabled. During normal operation (DLL-on) with **MR1** (A0 = 0), the DLL is automatically disabled when entering self-refresh operation and is automatically re-enabled upon exit of self-refresh operation. Any time the DLL is enabled and subsequently reset, tDLLK clock cycles must occur before a read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the tDQSCK, tAON or tAOF parameters. During tDLLK, CKE must continuously be registered high. DDR3 SDRAM does not require DLL for any Write operation, except when RTT\_WR is enabled and the DLL is required for

proper ODT operation. For more detailed information on DLL Disable operation refers to “DLL-off Mode”.

The direct ODT feature is not supported during DLL-off mode. The on-die termination resistors must be disabled by continuously registering the ODT pin low and/or by programming the RTT\_Nom bits **MR1**{A9,A6,A2} to {0,0,0} via a mode register set command during DLL-off mode. The dynamic ODT feature is not supported at DLL-off mode. User must use MRS command to set Rtt\_WR, **MR2** {A10, A9} = {0,0}, to disable Dynamic ODT externally.

## ***ODT Rtt Values***

DDR3 SDRAM is capable of providing two different termination values (Rtt\_Nom and Rtt\_WR). The nominal termination value Rtt\_Nom is programmed in **MR1**. A separate value (Rtt\_WR) may be programmed in **MR2** to enable a unique RTT value when ODT is enabled during writes. The Rtt\_WR value can be applied during writes even when Rtt\_Nom is disabled.

## ***Additive Latency***

Additive Latency (AL) operation is supported to make command and data bus efficient for sustainable bandwidths in DDR3 SDRAM. In this operation, It allows a read or write command (either with or without auto-precharge) to be issued immediately after the active command. The command is held for the time of the Additive Latency (AL) before it is issued inside the device. The Read Latency (RL) is controlled by the sum of the AL and CAS Latency (CL) register settings. Write Latency (WL) is controlled by the sum of the AL and CAS Write Latency (CWL) register settings.

## ***Write Leveling***


For better signal integrity, DDR3 memory module adopted fly-by topology for the commands, addresses, control signals, and clocks. The fly-by topology has the benefit of reducing the number of stubs and their length, but it also causes flight time skew between clock and strobe at every DRAM on the DIMM. This makes it difficult for the Controller to maintain tDQSS, tDSS, and tDSH specification. Therefore, the DDR3 SDRAM supports a ‘write leveling’ feature to allow the controller to compensate for skew.

## ***Output Disable***

The outputs may be enabled/disabled by **MR1** (bit A12). When this feature is enabled (A12 = 1), all output pins (DQs, DQS, /DQS, etc.) are disconnected from the device, thus removing any loading of the output drivers. For normal operation, A12 should be set to ‘0’.

## Mode Register MR2

The Mode Register **MR2** stores the data for controlling refresh related features, including RTT\_WR impedance and CAS write latency (CWL). The Mode Register 2 is written by asserting low on /CS, /RAS, /CAS, /WE, high on BA1, low on BA0 and BA2, while controlling the states of address pins according to the table below.



**Note1.** BA2, A8, A11 ~ A13 are RFU and must be programmed to 0 during MRS.

**Note2.** The Rtt\_WR value can be applied during writes even when Rtt\_Nom is disabled. During write leveling, Dynamic ODT is not available.

## CAS Write Latency (CWL)


The CAS Write Latency is defined by **MR2** (bits A3-A5). CAS Write Latency is the delay, in clock cycles, between the internal Write command and the availability of the first bit of input data. DDR3 SDRAM does not support any half-clock latencies. The overall Write Latency (WL) is defined as Additive Latency (AL) + CAS Write Latency (CWL);  $WL = AL + CWL$ .

## Dynamic ODT (Rtt\_WR)

DDR3 SDRAM introduces a new feature "Dynamic ODT". In certain application cases and to further enhance signal integrity on the data bus, it is desirable that the termination strength of the DDR3 SDRAM can be changed without issuing an MRS command. **MR2** Register locations A9 and A10 configure the Dynamic ODT settings. In Write leveling mode, only RTT\_Nom is available.

## Mode Register MR3

The Mode Register **MR3** controls Multi Purpose Registers (MPR). The Mode Register 3 is written by asserting low on CS, RAS, CAS, WE, high on BA1 and BA0, and low on BA2 while controlling the states of address pins according to the table below.



**Note1.** BA2, A3 - A13 are reserved for future use (RFU) and must be programmed to 0 during MRS.

**Note2.** The predefined pattern will be used for read synchronization.


**Note3.** When MPR control is set for normal operation, **MR3** A[2] = 0, **MR3** A[1:0] will be ignored

## Multi Purpose Register (MPR)

The Multi Purpose Register (MPR) function is used to Read out a predefined system timing calibration bit sequence. To enable the MPR, a MODE Register Set (MRS) command must be issued to **MR3** Register with bit A2 = 1. Prior to issuing the MRS command, all banks must be in the idle state (all banks precharged and tRP met). Once the MPR is enabled, any subsequent RD or RDA commands will be redirected to the Multi Purpose Register. When the MPR is enabled, only RD or RDA commands are allowed until a subsequent MRS command is issued with the MPR disabled (**MR3** bit A2 = 0). Power-down mode, self-refresh and any other non-RD/RDA command is not allowed during MPR enable mode. The RESET function is supported during MPR enable mode.

**Package Description: 136Ball-FBGA**

Solder ball: Lead free (Sn-Ag-Cu)





Revision History

Revision 0.1 (Jul. 2012)

-First release.